Tuesday, April 22, 1:40 PM~5:00 PM Ballroom B

J2 ： Silicon Photonics and Optical Communication

• 
  1:40 PM~2:10 PM

  J2-1 Heterogeneously Integrated III-V Devices and Si Photonics Circuits for Short Distance Optical Interconnects
  

  Shinji Matsuo, NTT Corporation
  

  View Biography View Presentation Presentation Slides
• 
  2:10 PM~2:40 PM

  J2-2 Smart-Cut Technology Driving the New AI Era with SOI, Lithium-Rich Materials and III-V Engineered Wafers
  

  Rachid TAIBI, SOITEC
  

  View Biography View Presentation Presentation Slides
• 
  2:40 PM~3:10 PM

  J2-3 Silicon Photonics and 3D-electronic-photonic-integrated-circuits (3D EPICs) for Future AI and High-performance Computing Systems
  

  S. J. Ben Yoo, University of California, Davis
  

  View Biography View Presentation
• 
  3:30 PM~4:00 PM

  J2-4 High-Frequency Transmitter Design for Optical, mmWave and Hybrid Communication System
  

  C. Patrick Yue, The Hong Kong University of Science and Technology (HKUST)
  

  View Biography View Presentation Presentation Slides
• 
  4:00 PM~4:30 PM

  J2-5 A 112Gb/s PAM-4 XSR Transceiver for Co-packaged Optics
  

  Pen-Jui Peng, National Tsing Hua University
  

  View Biography
• 
  4:30 PM~5:00 PM

  J2-6 High-Speed CMOS Silicon Photonic PAM4 Transceiver Front-End Circuits
  

  Samuel Palermo, Texas A&M University
  

  View Biography View Presentation Presentation Slides

Wednesday, April 23, 1:40 PM~5:00 PM Ballroom B

J5 ： Neuromorphic Computing, AI and High Performance Processors

• 
  1:40 PM~2:10 PM

  J5-1 Future of Computing: towards Energy Efficient Cognitive Chips
  

  Adrian M. Ionescu, École Polytechnique Fédérale de Lausanne (EPFL)
  

  View Biography View Presentation
• 
  2:10 PM~2:40 PM

  J5-2 Journey with Ferroelectric: Brain-inspired In-memory Computing: Hope or Hype?
  

  Hussam Amrouch, Technical University of Munich
  

  View Biography View Presentation
• 
  2:40 PM~3:10 PM

  J5-3 Silicon on Insulator: A Versatile Platform for Neuromorphic Computing Using Quantum Tunneling in Standard CMOS Devices
  

  Udayan Ganguly, Indian Institute of Technology Bombay
  

  View Biography View Presentation Presentation Slides
• 
  3:30 PM~4:00 PM

  J5-4 RIKEN CGRA: Exploration of Reconfigurable Architectures for HPC and AI
  

  Kentaro Sano, RIKEN
  

  View Biography View Presentation Presentation Slides
• 
  4:00 PM~4:30 PM

  J5-5 Development of AI accelerators at Preferred Networks
  

  Kei Hiraki, Preferred Networks, Inc.
  

  View Biography View Presentation Presentation Slides
• 
  4:30 PM~5:00 PM

  J5-6 Empowering AI Innovation with Versatile and Open-source RISC-V Processor
  

  Yasuo Ishii, Tenstorrent Inc.
  

  View Biography View Presentation

PAGE CONTENTS

• -J2 :
   Silicon Photonics and Optical Communication
• -J5 :
   Neuromorphic Computing, AI and High Performance Processors