email Contact

Tuesday, April 22, 1:40 PM~5:00 PM Ballroom B
J2 ： Silicon Photonics and Optical Communication
Chair(s)： Kazuhiko Endo, Tohoku University
Ching- Yuan Yang, National Chung Hsing University

  • the photo of Speaker
    1:40 PM~2:10 PM
    J2-1 Heterogeneously Integrated III-V Devices and Si Photonics Circuits for Short Distance Optical Interconnects
    Shinji Matsuo, NTT Corporation
  • the photo of Speaker
    2:10 PM~2:40 PM
    J2-2 Smart-Cut Technology Driving the New AI Era with SOI, Lithium-Rich Materials and III-V Engineered Wafers
    Rachid TAIBI, SOITEC
  • the photo of Speaker
    2:40 PM~3:10 PM
    J2-3 Silicon Photonics and 3D-electronic-photonic-integrated-circuits (3D EPICs) for Future AI and High-performance Computing Systems
    S. J. Ben Yoo, University of California, Davis
  • the photo of Speaker
    3:30 PM~4:00 PM
    J2-4 High-Frequency Transmitter Design for Optical, mmWave and Hybrid Communication System
    C. Patrick Yue, The Hong Kong University of Science and Technology (HKUST)
  • the photo of Speaker
    4:00 PM~4:30 PM
    J2-5 A 112Gb/s PAM-4 XSR Transceiver for Co-packaged Optics
    Pen-Jui Peng, National Tsing Hua University
  • the photo of Speaker
    4:30 PM~5:00 PM
    J2-6 High-Speed CMOS Silicon Photonic PAM4 Transceiver Front-End Circuits
    Samuel Palermo, Texas A&M University

Wednesday, April 23, 1:40 PM~5:00 PM Ballroom B
J5 ： Neuromorphic Computing, AI and High Performance Processors
Chair(s)： Tuo- Hung Hou, National Yang Ming Chiao Tung University
Mitsuhisa Sato, Juntendo University and Riken

  • the photo of Speaker
    1:40 PM~2:10 PM
    J5-1 Future of Computing: towards Energy Efficient Cognitive Chips
    Adrian M. Ionescu, École Polytechnique Fédérale de Lausanne (EPFL)
  • the photo of Speaker
    2:10 PM~2:40 PM
    J5-2 Journey with Ferroelectric: Brain-inspired In-memory Computing: Hope or Hype?
    Hussam Amrouch, Technical University of Munich
  • the photo of Speaker
    2:40 PM~3:10 PM
    J5-3 Silicon on Insulator: A Versatile Platform for Neuromorphic Computing Using Quantum Tunneling in Standard CMOS Devices
    Udayan Ganguly, Indian Institute of Technology Bombay
  • the photo of Speaker
    3:30 PM~4:00 PM
    J5-4 RIKEN CGRA: Exploration of Reconfigurable Architectures for HPC and AI
    Kentaro Sano, RIKEN
  • the photo of Speaker
    4:00 PM~4:30 PM
    J5-5 Development of AI accelerators at Preferred Networks
    Kei Hiraki, Preferred Networks, Inc.
  • the photo of Speaker
    4:30 PM~5:00 PM
    J5-6 Empowering AI Innovation with Versatile and Open-source RISC-V Processor
    Yasuo Ishii, Tenstorrent Inc.

PAGE CONTENTS

Top

© 2025 Industrial Technology Research Institute
 
The organizer retains full authority to make final modifications, changes, interpretations, and cancellations of the Symposium.