Contact
Welcome
General Info.
About VLSI-TSA and VLSI-DAT Symposia
Previous Symposium
Travel Information
Organization
Executive Committee
General Co-Chairs
Technical Program Committee
Joint Special Sessions
DAT Special Sessions
Industrial Sessions
Tutorial
Local Organizing Committee
Program
Agenda
Joint Opening & Award Ceremony
Joint Plenary Sessions
Joint Luncheon Keynote
Joint Special Sessions
DAT Special Sessions
Industrial Sessions
Tutorial
Paper Sessions
Cocktail Reception
Invited Speakers
The Guidelines for Invited Speakers
Authors
Final Paper Submission
The Guidelines for Oral Presenter
Call for Papers
Financial Support (Overseas Students Only)
Best Paper Award
Attendees
Virtual Networking Platform for 2022 VLSI-TSA and VLSI-DAT
Venue Information
Hotel Information
Registration
Tuesday, April 19, 1:40 PM~5:30 PM Ballroom B
J2
:
Smart Edge: From Digital to Unconventional Approach
1:40 PM~2:15 PM
J2-1
Bio-Chips for Fast Medial Tests
Chen-Yi Lee, National Yang Ming Chiao Tung University
李鎮宜
View Biography
2:15 PM~2:50 PM
J2-2
Circuits and Architectures for Next-generation Attentive & Intelligent Systems
Massimo Alioto, National University of Singapore
View Biography
2:50 PM~3:25 PM
J2-3
Practical Considerations of In-Memory Computing in the Deep Learning Accelerator Applications
Jen-Wei Liang, MediaTek Inc.
梁仁尉
View Biography
3:45 PM~4:20 PM
J2-4
Status and Challenges of In-memory Computing for Neural Accelerators
Daniele Ielmini, Politecnico di Milano
View Biography
4:20 PM~4:55 PM
J2-5
Compute-in-memristor: A System and Technology Co-Optimization (STCO) Approach
Huaqiang Wu, Tsinghua University
吳華強
View Biography
4:55 PM~5:30 PM
J2-6
Intelligent Vision System Using Processing-in-sensor for Smart Edge Applications
Chih-Cheng Hsieh, National Tsing Hua University
謝志成
View Biography
Wednesday, April 20, 1:40 PM~5:30 PM Ballroom B
J5
:
Photonic IC Combining Circuit Design and Technologies
1:40 PM~2:15 PM
J5-1
Silicon Photonics for Next Generation Computing Systems
Koji Yamada, National Institute of Advanced Industrial Science and Technology
View Biography
2:15 PM~2:50 PM
J5-2
Development Trends of Silicon Photonics Coherent Transceivers
Yin-Chieh Lai, National Yang Ming Chiao Tung University
賴暎杰
View Biography
2:50 PM~3:25 PM
J5-3
Hybrid Thin-film In-plane III-V/Si-related Photonic Integration
Yi-Jen Chiu, National Sun Yat-sen University
邱逸仁
View Biography
3:45 PM~4:20 PM
J5-4
Silicon Photonics for Scaling the Cloud and Enabling AI
Yoojin Ban, imec
View Biography
4:20 PM~4:55 PM
J5-5
Design of ultra-high-speed Transmitters Beyond 100Gb/s in CMOS Technology
Pen-Jui Peng, National Tsing Hua University
彭朋瑞
View Biography
4:55 PM~5:30 PM
J5-6
A Silicon Photonics Technology for 400 Gbit/s Applications
Ming-Wei Lin, Taiwan Semiconductor Research Institute
林銘偉
View Biography
PAGE CONTENTS
-
J2 :
Smart Edge: From Digital to Unconventional Approach
-
J5 :
Photonic IC Combining Circuit Design and Technologies
Top
×
Close