Tuesday, April 23, 3:20 PM~4:50 PM Ballroom A
T4 Novel Quantum Computing Devices and Materials


Wednesday, April 24, 10:20 AM~11:50 AM Ballroom B
T7 3D Transistor Generation-Device Technology and Application


Wednesday, April 24, 1:40 PM~5:30 PM Ballrom A
T9 Emerging Technologies for High-performance Computing


Thursday, April 25, 10:20 AM~11:50 AM Ballroom B
T12 Advanced Memory Technology

  • the photo of Speaker
    10:20 AM~10:50 AM
    T12-1 Unconventional Spin-Orbit Torques (SOT) in Sputtered Materials for High Density High Speed MRAM
    Shan X. Wang, Stanford University
  • the photo of Speaker
    10:50 AM~11:20 AM
    T12-2 Chalcogenide selectors for low voltage and high density memory applications
    Elia Ambrosi, Taiwan Semiconductor Manufacturing Company, Ltd.
  • the photo of Speaker
    11:20 AM~11:50 AM
    T12-3 Hafnia-based (Anti-)Ferroelectric Devices for Next-generation High-speed Dense Memory 
    Sou-Chi Chang, Intel Corporation

Wednesday, April 24, 10:20 AM~11:50 AM Ballroom D
D3 Reliability


Wednesday, April 24, 3:30 PM~5:00 PM Ballroom C
D8 High-Performance Computing for AI

  • the photo of Speaker
    3:30 PM~4:00 PM
    D8-1 Computational Network-on-Chip as Convolution Engine
    Zhonghai Lu, KTH Royal Institute of Technology
  • the photo of Speaker
    4:00 PM~4:30 PM
    D8-2 Application-Architecture Mapping for Energy-efficiency and High-Performance in Network-on-Chip-based Manycore Architectures
    Md Farhadur Reza, Eastern Illinois University
  • the photo of Speaker
    4:30 PM~5:00 PM
    D8-3 Exploiting HPC Techniques to Parallelise Simulation of 10B+ Transistor SoCs
    Jonathan Balkind, University of California, Santa Barbara

Thursday, April 25, 10:20 AM~11:50 AM Ballroom C
D11 Edge Computing

  • the photo of Speaker
    10:20 AM~10:50 AM
    D11-1 Enhancing Efficiency of Communication Assistive Devices with AI Technology
    Ying-Hui Lai, National Yang Ming Chiao Tung University
  • the photo of Speaker
    10:50 AM~11:20 AM
    D11-2 Heterogeneous Hardware Acceleration Methodology on SoC FPGA Using High Level Synthesis
    Chi-Chia Sun, National Taipei University
  • the photo of Speaker
    11:20 AM~11:50 AM
    D11-3 A Low-power Convolutional Neural Network Implemented in 40-nm CMOS Technology for Bearing Fault Diagnosis
    Yu-Pei Liang, National Chung Cheng University

Top