Contact
Welcome
General Info
About VLSI-TSA and DAT Symposia
Scope of Papers
Venue
Awards
Previous Conferences
Committees
2021 Committees
Authors
Call for Papers
Regular Paper Submission
Late News Paper Submission
Author Presentation Instructions-Oral & Poster Papers
Program
Agenda
Short Courses
Joint Plenary Sessions
Joint Special Sessions
Joint Opening & Award Ceremony
TSA Special Sessions
Regular Sessions
Cocktail Reception
Attendees
Hotel Information
Registration
Tuesday, April 20, 1:40 PM~5:30 PM Ballroom B
J2
:
In-Memory Computing
1:40 PM~2:15 PM
J2-1
Challenge and Trend of Computation-in-Memory for AI Edge Computing
Meng-Fan (Marvin) Chang, TSMC/ National Tsing Hua University
張孟凡
2:15 PM~2:50 PM
J2-2
Introduction of 3D AND-type Flash Memory Architecture and Computing-In-Memory (CIM)
Hang-Ting Lue, Macronix
呂函庭
2:50 PM~3:25 PM
J2-3
Neurocomputing and Neurooptimization with Stochastic Memristive Networks
Dmitri Strukov, University of California, Santa Barbara
3:45 PM~4:20 PM
J2-4
Scalable RRAM Based in-memory Computing Design for Embedded AI
Wei D. Lu, University of Michigan
盧偉
4:20 PM~4:55 PM
J2-5
Current Status and Issues of in-memory Accelerators for Deep Neural Networks
Jun Deguchi, Kioxia Corp., Japan
4:55 PM~5:30 PM
J2-6
Robust Model Mapping Optimization For Non-Ideal Computing In-Memory
Tian-Sheuan Chang, National Chiao-Tung University, Taiwan
張添烜
Wednesday, April 21, 10:20 AM~12:05 PM Ballroom B
J4-1
:
Design-Technology Co-Optimization and Advanced Packaging (I)
10:20 AM~10:50 AM
J4-1-1
Design/System Technology Co-Optimization for 3nm Node and Beyond
S.C. Song, Qualcomm
10:50 AM~11:20 AM
J4-1-2
Holistic and In-Context Design Flow for 2.5D Chiplet-Package Interaction Co-Optimization
Yarui Peng, University of Arkansas
11:20 AM~11:50 AM
J4-1-3
Opportunities for 2.5/3D Heterogeneous SoC Integration
Iris Hui-Ru Jiang, National Taiwan University
江蕙如
11:50 AM~12:05 PM
J4-1
Panel Discussion
Wednesday, April 21, 1:40 PM~3:25 PM Ballroom B
J4-2
:
Design-Technology Co-Optimization and Advanced Packaging (II)
1:40 PM~2:10 PM
J4-2-1
From Design to System-Technology optimization for CMOS
Julien Ryckaert, imec
2:10 PM~2:40 PM
J4-2-2
3D VLSI : A Wave for Innovation for Computing & Artificial Intelligence Hierarchy
Séverine Chéramy, CEA-Leti
2:40 PM~3:10 PM
J4-2-3
The Vital Role of Machine Learning in Developing Emerging Technologies
Hussam Amrouch, University of Stuttgart
3:10 PM~3:25 PM
J4-2
Panel Discussion
PAGE CONTENTS
-
J2 :
In-Memory Computing
-
J4-1 :
Design-Technology Co-Optimization and Advanced Packaging (I)
-
J4-2 :
Design-Technology Co-Optimization and Advanced Packaging (II)
Top
×
Close