Contact
Welcome
General Info.
About VLSI-TSA and VLSI-DAT Symposia
Travel Information
Organization
Executive Committee
General Co-Chairs
Technical Program Committee
DAT Special Sessions
Industrial Sessions
Tutorials
Local Organizing Committee
Program
Agenda
Joint Plenary Sessions
Joint Luncheon Keynote
Invited Talks
Tutorials
Regular Sessions
Cocktail Reception
Speaker Info.
Authors
Final Paper Submission
Financial Support (Overseas Students Only)
Best Paper Award
Attendees
Onsite Registration Center
Venue Information
Hotel Information
Visa for arriving Taiwan
Registration
Tuesday, April 25, 1:30 PM~5:55 PM Ballroom B
J2
:
Joint Session : Foundry Eco-system
1:30 PM~2:05 PM
J2-1
TCAD Based Design-Technology Co-Optimisations in Advanced Technology Nodes
2:05 PM~2:40 PM
J2-2
New Embedded Memories, from Lab to Fab
2:40 PM~3:15 PM
J2-3
Industrial Performance to Serve Economical Rebound
3:35 PM~4:10 PM
J2-4
Building Best in Class System Solutions : Enabled by Collaboration
4:10 PM~4:45 PM
J2-5
Collaboration and Innovation for Your Success
4:45 PM~5:20 PM
J2-6
Navigating Through the Fragmented Application Maze
5:20 PM~5:55 PM
J2-7
RRAM Technology and Its Embedded Potential on IoT Applications
Wednesday, April 26, 1:30 PM~5:20 PM Ballroom B
J5
:
Joint Session : Embedded Memory System
1:30 PM~2:05 PM
J5-1
Near-future Prospects of Emerging MRAM Applications
2:05 PM~2:40 PM
J5-2
Low-Current Spin Transfer Torque MRAM
2:40 PM~3:15 PM
J5-3
Embedded Nonvolatile Memory with STT-MRAMs and its Application for Nonvolatile Brain-Inspired VLSIs
3:35 PM~4:10 PM
J5-4
Embedded Non-volatile Memory System as an Enabler of Smarter World
4:10 PM~4:45 PM
J5-5
STT-MRAM Memories for IoT Applications: Challenges and Opportunities at Circuit Level and Above
4:45 PM~5:20 PM
J5-6
Utilizing NVDIMM to Alleviate the I/O Performance Gap for Big Data Workloads
Wednesday, April 26, 10:20 AM~12:05 PM Ballroom C
D4
:
DAT Special Session : Neuromorphic Computing
10:20 AM~10:55 AM
D4-1
Energy Efficient VLSI Circuits for Machine Learning On-chip
10:55 AM~11:30 AM
D4-2
Hybrid Three-Dimensional Integrated Circuits: A Viable Solution for High Efficiency Neuromorphic Computing
11:30 AM~12:05 PM
D4-3
Conventional and Neuromorphic Systems Leveraging Emerging Memory Technologies
Wednesday, April 26, 1:30 PM~2:50 PM Ballroom D
D8
:
DAT Special Session : IoT and IIoT
1:30 PM~2:10 PM
D8-1
Industry 4.0: Open as well as Closed
2:10 PM~2:50 PM
D8-2
Can IOT Make Semiconductor Great Again?
Wednesday, April 26, 3:10 PM~4:30 PM Ballroom D
D10
:
DAT Special Session : Testing
3:10 PM~3:50 PM
D10-1
Enhancing the Efficiency and Accuracy of Cell-Aware Testing to Reach Zero Defects
3:50 PM~4:30 PM
D10-2
Test Strategies for the Clock and Power Distribution Networks in a Multi-Die IC
Thursday, April 27, 10:20 AM~12:05 PM Ballroom C
D12
:
DAT Special Session : 5G DAT Special
10:20 AM~10:55 AM
D12-1
Highly Integrated RF Frontend Module for High SHF Wide-band Massive MIMO in 5G, and Switching-mode Amplifiers beyond 4G
10:55 AM~11:30 AM
D12-2
ITRI mmWave Radio Access Technology Development
11:30 AM~12:05 PM
D12-3
Highly Efficient 5G Linear Power Amplifiers (PA) Design Challenges
Thursday, April 27, 10:20 AM~11:55 AM Ballroom D
D13
:
Industrial Session : What's Trending on Electronic Design Automation?
10:20 AM~10:45 AM
D13-1
Test Knowledge Data Base
10:45 AM~11:10 AM
D13-2
Automotive Semiconductor Test
11:30 AM~11:55 AM
D13-3
High-Level Low-Power System Design Optimization
PAGE CONTENTS
-
J2 :
Joint Session : Foundry Eco-system
-
J5 :
Joint Session : Embedded Memory System
-
D4 :
DAT Special Session : Neuromorphic Computing
-
D8 :
DAT Special Session : IoT and IIoT
-
D10 :
DAT Special Session : Testing
-
D12 :
DAT Special Session : 5G DAT Special
-
D13 :
Industrial Session : What's Trending on Electronic Design Automation?
Top
×
Close